IN THE CLAIMS:

Please amend the claims as follows. (All claims listed)

1. (Currently Amended) A method of processing addresses, comprising:

receiving a full linear address of an instruction; and

reducing a size of the full linear address to obtain a reduced linear address by using a

number of bits of the full linear address to generate a lesser number of bits less than the used

number of bits of the full linear address; and

retrieving a data block from a data array if the reduced linear address corresponds to a tag

in a tag array, the tag array being associated with the data array, wherein the data block includes

an address having a size that equals a size of the reduced linear address.

2. (Original) The method of claim 1, further including hashing a subset of the full linear

address to reduce the size of the full linear address.

3. (Original) The method of claim 2, wherein the full linear address includes one or more

line offset bits and one or more set index bits, the method further including isolating the offset

bits and the set index bits from the hashing.

4. (Original) The method of claim 2, further including hashing a thread signature with

the subset of the full linear address.

5. (Canceled)

6. (Currently Amended) The method of claim 5 1, wherein the data array is a prediction

array of a branch predictor, the data block including a branch prediction address having a size

that equals a size of the reduced linear address.

7. (Currently Amended) The method of claim 5 1, wherein the data array is a cache array

of a cache, the data block including a stored linear address having a size that equals the size of

the full linear address.

8. (Original) The method of claim 7, further including verifying that either the data block

is consecutive with respect to a previous data block or the stored linear address corresponds to a

calculated branch target address.

9. (Original) The method of claim 8, wherein the cache is an instruction cache, the

method further including decoding the data block.

10. (Original) The method of claim 8, wherein the cache is a trace cache.

11. (Currently Amended) A method of retrieving data, comprising:

receiving a full linear address of an instruction;

reducing a size of the full linear address to obtain a reduced linear address, the reducing

including hashing a subset of the full linear address to generate a lesser number of bits less than

the used number of bits of the full linear address;

isolating one or more cache line offset bits of the full linear address and one or more set

index bits of the full linear address from the hashing; and

retrieving a data block from a data array if the reduced linear address corresponds to a tag

in a tag array, the tag array being associated with the data array, wherein the data block includes

an address having a size that equals a size of the reduced linear address.

12. (Original) The method of claim 11, wherein the data array is a prediction array, the

data block including a branch prediction address having a size that equals a size of the reduced

linear address.

13. (Original) The method of claim 11, wherein the data array is a cache array, the data

block including a stored linear address having a size that equals the size of the full linear address.

14. (Original) The method of claim 13, further including verifying that either the data

block is consecutive with respect to a previous data block or the stored linear address

corresponds to a calculated branch target address.

15. (Original) The method of claim 14, wherein the cache is an instruction cache, the

method further including decoding the data block.

16. (Original) The method of claim 14, wherein the cache is a trace cache.

Docket No. 2207/17416

Serial No. 10/743,285

Response to Office Action Dated September 13, 2007

Amendment dated March 13, 2008

17. (Currently Amended) An address processing unit comprising:

a data structure having a data array and a tag array;

a reduction module to reduce a size of a full linear address of an instruction to obtain a

reduced linear address said reduction module to use bits of the full linear address to generate a

lesser number of bits for the reduced linear address less than the used number of bits of the full

linear address; and

a retrieval module to retrieve a data block from the data array if the reduced linear

address corresponds to a tag in the tag array, the tag array being associated with the data array,

wherein the data block includes an address having a size that equals a size of the reduced linear

address.

18. (Original) The address processing unit of claim 17, wherein the reduction module is

to hash a subset of the full linear address to reduce the size of the full linear address.

19. (Original) The address processing unit of claim 18, wherein the full linear address is

to include one or more line offset bits and one or more set index bits, the reduction module to

isolate the offset bits and the set index bits from the hashing.

20. (Original) The address processing unit of claim 17, wherein the data array is a

prediction array of a branch predictor, the data block to include a branch prediction address

having a size that equals a size of the reduced linear address.

21. (Original) The address processing unit of claim 17, wherein the data array is a cache

array of a cache, the data block to include a stored linear address having a size that equals a size

of the full linear address.

22. (Original) The address processing unit of claim 21, further including an allocation

module to verify that either the data block is consecutive with respect to a previous data block or

the stored linear address corresponds to a calculated branch target address.

23. (Original) The address processing unit of claim 22, wherein the cache is an

instruction cache, the architecture further including a decoder to decode the data block.

24. (Original) The address processing unit of claim 22, wherein the cache is a trace

cache.

25. (Currently Amended) A computer system comprising:

a random access memory;

a bus coupled to the memory; and

a processor coupled to the bus, the processor to receive an instruction from the memory

and including an address processing unit having a data structure, a reduction module and a

retrieval module, the data structure having a data array and a tag array, the reduction module to

reduce a size of a full linear address of the instruction to obtain a reduced linear address, said

reduction module to use bits of the full linear address to generate a lesser number of bits for the

reduced linear address less than the used number of bits of the full linear address, the retrieval

Docket No. 2207/17416

Serial No. 10/743,285

Response to Office Action Dated September 13, 2007

Amendment dated March 13, 2008

module to retrieve a data block from the data array if the reduced linear address corresponds to a

tag in the tag array, the tag array being associated with the data array, wherein the data block

includes an address having a size that equals a size of the reduced linear address.

26. (Original) The computer system of claim 25, wherein the reduction module is to hash

a subset of the full linear address to reduce the size of the full linear address.

27. (Original) The computer system of claim 26, wherein the full linear address is to

include one or more line offset bits and one or more set index bits, the reduction module to

isolate the offset bits and the set index bits from the hashing.